ZigZag - Deep Learning Hardware Design Space Exploration
This repository presents the novel version of our tried-and-tested hardware Architecture-Mapping Design Space Exploration (DSE) Framework for Deep Learning (DL) accelerators. ZigZag bridges the gap between algorithmic DL decisions and their acceleration cost on specialized accelerators through a fast and accurate hardware cost estimation.
|
This is the complete list of members for MinimalEnergyStage, including all inherited members.
__init__(self, list[StageCallable] list_of_callables, *bool reduce_minimal_keep_others=False, **Any kwargs) | MinimalEnergyStage | |
zigzag::stages::stage::Stage.__init__(self, list["StageCallable"] list_of_callables, **Any kwargs) | Stage | |
__iter__(self) | Stage | |
is_leaf(self) | Stage | |
keep_others | MinimalEnergyStage | |
kwargs | Stage | |
list_of_callables | Stage | |
run(self) | MinimalEnergyStage |